Abstract-We present a system that automatically generates a cycle-accurate and bit-true instruction level simulator (ILS) and a hardware implementation model given a description of a target processor. An ILS can be used to obtain a cycle count for a given program running on the target architecture, while the cycle length, die size, and power consumption can be obtained from the hardware implementation model. These figures allow us to accurately and rapidly evaluate target architectures within an architecture exploration methodology for system-level synthesis.
I. INTRODUCTION

E
MBEDDED systems typically require low-cost and lowpower consumption. To reduce manufacturing cost and power consumption, it is important to match the architecture of the processing engine to the application at hand. A simple way of designing such a processing engine is architecture exploration by iterative improvement (see Fig. 1 ). In this approach, the application code is analyzed, and an initial target architecture is generated and described in a machine description language. The application code is then compiled for this target architecture and executed on an instruction level simulator (ILS) where performance measurements and utilization statistics are gathered. A hardware model of the target architecture is used to derive the length of the cycle and physical costs (such as die size and power consumption). These measurements allow one to evaluate the architecture and make improvements. A new architecture is generated based on these improvements and the process repeated until no further improvements can be made.
Such a synthesis scheme can only be effective if the design evaluation tools (compiler, ILS, hardware model, assembler, and disassembler) can be automatically generated from the machine description. Automatic generation of the design evaluation tools allows rapid evaluation of candidate architectures, increasing the coverage of the design space while shortening the design time and, thus, the time to market. The machine description language forms the most important part of the system. Ideally, it should support the automatic generation of all the design tools rather than being optimized for just one or two. It should also support a wide variety of architectures. We are developing a system such as the one illustrated in Fig. 1 based on the Instruction Set Description Language (ISDL) [1] , [2] . ISDL is specifically designed to support the automatic generation of all the tools including a retargetable compiler. It is also designed to cover as wide a range of instruction set architectures as possible and, in particular, very long instruction word (VLIW) architectures. In this paper, we focus on the generation of two of the tools from ISDL: the ILS and the hardware implementation model (corresponding to the shaded boxes in Fig. 1 ). The design of the retargetable compiler is covered in [3] . The design of the assembler generator is briefly described in [4] .
A. Organization of This Paper
Section II presents a brief overview of the ISDL machine description language with emphasis on the features that make simulator generation and hardware synthesis possible. Section III presents the GENSIM simulator generation system. Section IV presents the methodology we use to synthesize hardware from an ISDL description. Section V presents preliminary experimental results using our system. Section VI presents some previous work in simulator generation and hardware synthesis from machine description languages, and compares these systems to our own ISDL-based approach.
II. ISDL
The key component in an architecture exploration system is the machine description language used to describe the candidate architecture to the retargetable design evaluation tools. Our methodology uses ISDL [2] , [4] , [5] , a machine description language that was specifically designed for this task. ISDL is a behavioral language that explicitly lists the instruction set of the target architecture. It is based on an attributed grammar in which production rules are used to abstract common patterns in operation definitions. ISDL attempts to cover a wide range of architectures, and places special emphasis on VLIW architectures.
A. Structure and Syntax of ISDL
ISDL views the processor as a set of state elements (collectively referred to as the state) and a set of operations that transform the state. This section provides only a brief description of ISDL and a short example. For a complete description of ISDL including larger examples, refer to [2] and [5] .
Each ISDL description consists of six sections: format, global definitions, storage, instruction set, constraints, and optional architectural information. Below are detailed explanations of the function of the relevant sections.
1) Format Section:
The format section divides the binary instruction word into a set of contiguous nonoverlapping fields, each of which is further divided into a set of contiguous nonoverlapping subfields. The first subfield listed forms the most significant bit (MSB) of the instruction word and the rest follow in order.
2) Global Definitions Section: The global definitions section defines a set of abstractions that are used in later sections of the ISDL description. The two main types of abstractions are tokens and nonterminals are as follows.
• Tokens represent the syntactic elements of the assembly language of the architecture. They can also group together syntactically related entities (such as the register names in a register file). Tokens are provided with a return value that identifies the different options.
• Nonterminals abstract common patterns in operation definitions (e.g., addressing modes). Each nonterminal definition consists of the nonterminal name and a list of options. Each option consists of the same six parts that make up an operation definition (see Section II-A.4). 1 
3) Storage Section:
The storage section of a description explicitly lists all visible storage elements in an architecture. These elements collectively make up the state of the processor. Each storage definition consists of the storage name, type, and size. ISDL recognizes the following types: instruction memory, data memory, register file, register, control register, memory-mapped I/O, program counter, and stack. Sizes consist of a width in bits and, for addressed types, a depth in locations. ISDL also allows the definition of aliases. These are alternative names for arbitrary sub-parts of the processor state.
4) Instruction Set Section:
The instruction set section lists all of the operations available on the target processor. It groups the operations into mutually exclusive sets called fields. Each field roughly corresponds to the operations that can be performed on a single functional unit. A VLIW instruction consists of a group of operations, one from each field.
The instruction set section consists of a list of field definitions. Each field definition consists of a number of operation 1 The only differences between a nonterminal option and an operation is that nonterminal options do not have names, and nonterminals have a return value associated with them that behaves like a binary instruction of varying width.
definitions. Each operation definition consists of the following elements.
• Syntax: This declares the assembly syntax of the operation. It consists of an operation name followed by a list of parameters, each of which is the name of a token or a nonterminal.
• Bitfield assignments: The bitfield assignments define the assembly function for the operation. The assignments are a set of statements that assign the appropriate binary values to the subfields defined in the instruction word format section. The bitfield assignment statements may make use of the return values of the tokens and nonterminals in the operation's parameter list.
• Register transfer level (RTL) action: This describes the effect of the operation on the processor state using an RTL-type language. It may make use of the return values of tokens and the RTL action clause of nonterminals appearing in the operation's parameter list.
• RTL side effects: This describes any side effects of the operation using the same RTL language as the RTL action description. It may make use of the return value of tokens and the RTL side effects clause of nonterminals in the parameter list.
• Costs: Multiple costs are permitted including operation execution time, code size, costs due to resource conflicts, etc. ISDL predefines the following three cost parameters. 1) declares the number of cycles that the operation requires to execute on the hardware. 2) declares the number of instruction words needed to represent the operation. 3) declares the number of stall cycles that will be inserted if the next instruction attempts to use the results of the operation. The cost parameters are defined as a set of arithmetic expressions resulting in numerical values. The arithmetic expressions can include arithmetic operators (i.e., , , , /, and %) and relational operators (e.g., , , and ). They may also use the return value of tokens and the cost modifiers of the nonterminals in the operation's parameter list. Furthermore, the arithmetic expression may use the cost clauses of operations in other fields and the values of storage references.
• Timing: The timing parameters describe when the various effects of the operation take place. ISDL predefines the following two timing parameters. 1) specifies the number of instructions (including the one containing the current operation) that must be fetched before the results of the current operation become available. 2) specifies the number of instructions (including the one containing the current operation) that must be fetched before the corresponding functional unit becomes available again. The timing clauses are complex arithmetic expressions resulting in numerical values. The timing arithmetic expressions obey the same syntax and semantics as the cost clauses.
The following set of cases can better illustrate the use of the costs and timing parameters to describe the effect of pipelines. because the bypass logic guarantees that the results will be available to any subsequent instruction. Case 4) Consider an architecture with a four-stage pipeline protected by bypass logic for all operations, except loads. Loads are protected by a single stall cycle. For the load instruction because one cycle will be inserted if the next instruction attempts to use the results of the current operation. since all instructions effectively take one instruction, except for the case of a load with a stall, which was already taken into account. Finally, since all operations (including loads) are protected, thus the next instruction will be able to use the results of the current operation. Case 5) Finally, consider an architecture with a four-stage pipeline and a branch-if-zero instruction, which flushes two stages of the pipeline if the branch is taken. The effect of the pipeline flush would appear as an additional two cycles added to the cost of the operation if the branch is taken. Therefore, , since the next operation will be fetched from the target of the branch, and . The cost is one if register is not zero (i.e., the branch is not taken) and three if is zero (i.e., the branch is taken).
5) Constraints Section:
In ISDL, an instruction is formed by grouping together operations, one from each field. Not all such combinations are valid. The constraints section describes the valid combinations by listing a set of constraints that must all be satisfied by each instruction in order for the instruction to be considered valid. If a single constraint is violated, then the instruction is invalid.
Constraints are completely independent of each other. The presence or absence of a constraint, generally speaking, declares Constraints allow all operation definitions to be treated as orthogonal throughout the description, resulting in much more concise and intuitive descriptions. Constraints can also provide information about the underlying implementation of the instruction set, thus helping to generate efficient hardware.
B. ISDL Example
An extended example based on the simple architecture of Fig. 2 is used to better illustrate the features of ISDL. It is a VLIW architecture with three functional units, i.e., U1, U2, and U3. Each functional unit has its own register file consisting of four 16-b registers. The architecture also includes a data memory of 4096 16-b locations and an instruction memory capable of storing 4096 44-b instructions. The register files and the two memories are connected through two buses, i.e., DB1 and DB2. This architecture can perform three data operations and two data transfers in parallel. In this processor, U1 can perform addition and subtraction, U2 can perform addition, subtraction, and multiplication, and U3 can perform addition and multiplication.
The instruction word for the example architecture is shown in Fig. 3 . Each of the functional units has its own field in the instruction word. Each field consists of an op-code, two source register identifiers, and one destination register identifier. Each of the buses also has its own field in the instruction word consisting of the databus source and destination identifiers.
The format section for this example architecture is shown below. It describes the components of the instruction word as follows: This description specifies that the instruction word is divided into five fields, i.e., , , , , and . Each field is further divided into subfields, and each subfield is annotated with its length in bits. The concatenation of each subfield in MSB to least significant bit (LSB) order results in the instruction word shown in Fig. 3 .
Section
The following is the complete storage section description for the example architecture: Note that the instruction memory is explicitly identified, and that the program counter must be included even though it is implied by the instruction set.
A sample token definition, which is part of the global definitions section, is presented below as follows:
Section Global_Definitions assembly token value Token "U1.R" U1 R
The line beginning with the keyword defines a token that groups the syntactic entities , , , and , as denoted by the assembly syntax declaration . These are actually the names of the registers in the register file of unit U1. The token is named and can be referred to in nonterminal and operation definitions using that name. The return values are zero, one, two, and three, respectively (i.e., they are the index of the corresponding register), as denoted by the return value entry . In the full description of the example architecture, two additional tokens exist that define the register names for the other two register files in the same manner.
The following set of nonterminal definitions are also part of the global definitions section:
The first line defines a nonterminal named . This name can be used to refer to it in operation and other nonterminal definitions. This nonterminal consists of a single option. The single token forms the assembly syntax for this option. The return value of this option, which can be used in the bitfield assignments of operations, is the same as the return value of the token, as denoted by the statement . The RTL action corresponding to this nonterminal is simply a reference to the appropriate storage location as denoted by the RTL action statement . It specifies that the nonterminal refers to a register in register file indexed by the return value of the token. The next set of braces contains the RTL side effects of the nonterminal. An empty side effects statement denotes that there are no side effects. The next two sets of braces contain the costs and timing modifiers of the nonterminal option. Undefined cost or timing modifiers imply a value of zero.
The following two lines define nonterminals identical to , except that they are named differently. The reason for defining identical nonterminals with different names is so that they can be distinguished when used in the same operation definition.
The next nonterminal defined is named and consists of three options. The syntax of the first option is , which represents the registers in the register file. Similarly, the second and third options represent the registers of register files and . This nonterminal can be used to represent a register in any of the three register files. The return value of the nonterminal is defined as follows: for registers in the register file, the return value is the constant concatenated with a 2-b value representing the index of the register; for registers in the register file, the return value is the constant concatenated with the value representing the index of the register; and for registers in the register file, the return value is the constant concatenated with the value representing the index of the register. The RTL action for each nonterminal option is a reference to the appropriate storage location, and there are no side effects or costs and timing modifiers specified. An identical nonterminal named is also defined for use in conjunction with the nonterminal when describing databus move operations.
A portion of the instruction set section for the example architecture is as follows:
#define ADDm(x,y) ADD(x,y,16, "trn") Section Instruction_Set Field U1f:
U1_add U1_RA, U1_RB, U1_RC
Field U2f:
This section defines the three functional unit operations and the memory and databus operations. The functional unit definitions consist of three field definitions, one for each functional unit. Each field lists all of the operations that the corresponding functional unit supports. For brevity, a single operation, namely, an add on unit U1, is presented. The syntax of the operation is shown on the first line of the operation definition. It consists of the operation name followed by a list of three register names denoted by the nonterminals , , and as parameters. The following is an example of an operation of this type:
The first set of braces in the operation definition contain the bitfield assignments (i.e., the bits assigned to the various subfields in the instruction word to denote this operation). In this case, the subfields of the field are assigned the following values: the subfield is assigned the value zero, which is the op-code for the add operation, and the , , and subfields are set to the return values of the corresponding nonterminals. These are actually the indexes of the corresponding registers in the register file.
The next set of braces contain the action of the operation in RTL. For this operation, the value of the register corresponding to the first parameter is added to the value of the register corresponding to the second parameter, and the result is stored in the register corresponding to the third parameter of the operation. 2 The third set of braces describe the side effects of the operation. An empty side-effects statement denotes that there are no side effects. Note that, in ISDL, the program counter is implicitly incremented in order to fetch the next instruction and, thus, does not appear in the operation side-effects statement. Also note that explicit manipulation of the program counter denotes a control flow operation.
Finally, the costs and timing parameters of the operation are provided. This operation takes one cycle to execute, and requires, at most, one instruction word. This operation will not introduce any stall cycles if a subsequent instruction attempts to access the result of the current operation. The results of this operation are available to all subsequent operations, and functional unit U1 is immediately available to perform another operation. 2 The reference U1_RC inside the RTL action of the operation description refers to the RTL value of the nonterminal U1_RC. This is given by the corresponding RTL action of the nonterminal definition-in this case, a reference to the appropriate register.
A load operation from the data memory field is as follows: The main difference to note in this operation definition is the cycle cost. A value of one means that, if the next instruction attempts to use the result of the load operation, then the pipeline will be stalled for one cycle and the cycle count for this operation must be increased by one.
Finally, a portion of the constraints section of the example VLIW architecture description is shown as follows:
Section Constraints // SRC and DEST cannot be the same on either bus DB move U@ [1] .R U@ [1] .R
The third line declares a constraint that is violated if the instruction contains a databus move operation on either bus (represented by ), and the source and destination come from the same register file (represented by , where is a variable that must match in both its instances). This is not possible to execute in hardware since each register file only has one port attached to each databus. Therefore, a constraint is used to disallow such an operation.
III. GENSIM SIMULATOR GENERATOR
In order to be able to evaluate the suitability of a candidate architecture for a particular application, it is necessary to be able to simulate the program on the candidate architecture. This makes it possible to verify performance, determine the utilization of individual architecture features and functional units, and suggest possible improvements to the architecture.
We present a tool called the GENSIM system, that automatically generates an ILS given an ISDL description of a candidate architecture. This simulator (called an XSIM simulator) can then be used to execute a program in order to measure performance, verify correctness, and evaluate the suitability of the architecture.
A. Simulator Features
The XSIM simulators are cycle accurate and bit true by construction. They also provide fast execution times and perform disassembly offline to improve speed. They provide both a graphical user interface and a command-line interface with full batch-file support. They also provide full debugging support (e.g., breakpoints, state monitors, and attached commands). Finally, they can create an execution address trace which is either written into a file or directly to a processing program.
These features make it possible to use the XSIM simulators for detailed evaluation of candidate architectures. At the same time, they make the simulators easy to use both manually as well as automatically. Fig. 4 shows the structure of an XSIM simulator. The simulator consists of the following six parts.
B. Simulator Structure
1) User interface and file I/O: This part implements both the command line interface, as well as the graphical interface. It also implements the interfaces to the operating system and the file-system of the underlying platform. 2) Scheduler: The scheduler is responsible for sequencing the instructions during execution, managing breakpoints, dumping the execution traces to a file or processing program, and dispatching attached commands back to the user interface for processing. 3) State monitors: These provide a set of hooks that can detect whenever any user-defined portion of the state changes, and print a diagnostic message to that effect. 4) State: This is a set of data structures that emulate the state of the target architecture. 5) Disassembler: The program to be simulated must be disassembled in order to determine which operations correspond to each input instruction. The simulator contains a built-in disassembler, which disassembles the program offline at load time. 6) Processing core: Each operation and ISDL nonterminal option have an RTL action (and an RTL side effect) associated with them. These get translated to a set of routines that emulate those actions. The processing core consists of the collection of these routines.
C. Simulator Generation
All of the simulator code is written in C, with the exception of the graphical user interface, which is written in Tcl/Tk. The user interface, state monitors, and scheduler code is common to all architectures and is implemented as a library. The state data structures, disassembler, and processing core routines are specific to each architecture and are generated as C source code from the ISDL description. The C source can then be compiled and linked with the common library to create an executable program for the simulator. This executable is specific to an architecture, but can load different programs for the same architecture (unlike compiled code simulators).
The following three sections describe how we generate the state, disassembler, and processing core of an XSIM simulator.
1) State Generation:
Generating the state data structures is a simple matter of allocating sufficient memory for each storage element defined in the ISDL description, and copying the rest of the information in the definition (such as the width, depth, and type) to the data structure. All accesses to state are automatically routed through the monitors code.
2) Disassembler Generation Algorithm: The ISDL bitfield assignments provide the assembly function. This is a function that, for a given operation (or nonterminal option) and a given set of parameters, provides the values of the relevant bits of the instruction word. In order to generate a disassembler, we need to reverse this function (i.e., given the values of the bits in the instruction word, we must first identify the operation and then provide the values of the parameters).
To derive the disassembly function from the bitfield assignments of a description, we use the following model (see Fig. 5 ).
We associate with each operation in every field a signature. This is an image of the instruction word with symbols entered into each bit. The following symbols are used.
• "Don't care" entries (represented by an " ") imply that the assembly function for this operation does not set the corresponding word bit. • The constant "0" or "1" implies that the assembly function for this operation sets the corresponding bit to the given constant.
• A parameter symbol (such as " ") implies that the assembly function for the operation sets the corresponding bit to a function of the value of one of the parameters. Our methodology is based on the following axiom. Axiom 1: Each parameter symbol in a signature is a function of a single parameter only.
What this axiom means is that no bit in the instruction word will be a function of more than one parameter and, therefore, no backtracking will be necessary in order to decode the parameters. All architectures known to us obey the parameter decode axiom. As follows, it is easy to see why this axiom would hold for any realistic architecture.
• Encoding parameters in a fashion that violates the parameter decode axiom does not confer any advantages in terms of performance and rarely confers any advantage in terms of code size since most parameters are powers of two and will fit exactly in a given number of bits.
• Backtracking in the disassembly algorithm translates to very expensive exponential lookup tables in the decode logic. Given the signature of each operation in a field and the axiom above, we can reverse the assembly function as follows.
We attempt to match the constant part of the signature for each operation against the current instruction word. The match is guaranteed to be unique for a decodeable assembly function. 3 We can then reverse the encoding of each parameter symbol bit in the instruction word to obtain the original parameter value. The axiom above guarantees that the encoding is reversible. Most of the time, the encoding can be reversed symbolically (i.e., dealing with multiple bits at the same time). Fig. 6 shows this algorithm in pseudocode.
Note that neither the assembly, nor the disassembly function are complete (valid for all inputs). However, the constraints describe invalid inputs to the assembly function, while invalid inputs to the disassembly function are allowed to result in undefined behavior since they should never occur in a valid program.
3) Processing Core Generation: The processing core is merely a collection of routines that correspond to the RTL statements in the description. These RTL statements are translated to C functions that carry out the actions described in the RTL. These functions are then compiled into the processing core as a collection of routines, and get called by the scheduler when the instruction gets executed. However, there is a certain amount of bookkeeping that needs to be done in order to guarantee bit-true cycle-accurate results. First of all, we must ensure that all RTL statements read their input values before any RTL statement writes its results. This is achieved by dividing the cycle into two distinct phases. During the first phase, all RTL statements read their values from the state and write their results into temporary storage. During the second phase, the temporary storage is written back to state. Furthermore, we must ensure that write-backs to state are delayed by the right number of cycles (determined by the parameter of ISDL). Also, the RTL for side effects conceptually takes place after the RTL for actions (while still in the same cycle). To achieve this, we divide the evaluation phase into an action evaluation phase and a side-effects evaluation phase. Finally, to ensure cycle accuracy, we need to take into account the stall cycles. Since there is no explicit model of a pipeline in ISDL, there is no model of the pipeline in the simulator either. Instead, stall cycles are computed from the static instruction stream and are added to the normal cycle count as needed.
The order in which the RTL statements are executed is dictated by the original statements in ISDL. The overall timing of the sequence of statements is computed from the timing parameters in the ISDL description. 3 Note that the number of matches that need to be performed is, at most, the number of operations in the instruction field. Therefore, the number of matches grows linearly with respect to the size of the original ISDL description and can never be too large. 
IV. HGEN HARDWARE SYNTHESIS SYSTEM
In order to fully evaluate an architecture, we need to obtain an estimate of its physical costs (e.g., silicon area or power consumption). At the same time, while the ILS provides performance measurements in terms of cycles, the length of the cycle is still necessary to obtain an accurate measure of performance. Both the cycle length and the physical costs can be determined by synthesizing a hardware model for the architecture. We consider a description of the architecture in synthesizable Verilog to be a sufficient hardware model. This description can then be used to map to any kind of underlying technology using modern computer-aided design (CAD) tools (silicon compilers).
A. Hardware Synthesis From ISDL
In our methodology, shown in Fig. 7 , the architecture synthesis system produces instruction sets instead of architectures. 4 The output of the architecture synthesis system is an ISDL description, possibly with some implementation-specific details (such as timing information) missing. This ISDL description is used to drive both the ISDL-based evaluation tools and an ISDL-to-hardware compiler (called HGEN). The output of the HGEN compiler is synthesizable Verilog, which can then be used to create a hardware implementation in any kind of underlying technology.
The above methodology only uses a single description, avoiding consistency issues. Also, the granularity at which changes can be made is much finer 5 than methodologies based on parameterized architectures, which makes architecture exploration much more effective. Finally, the design of the instruction set is decoupled from the design of the hardware implementation providing an additional degree of freedom in finding good solutions. The main disadvantage of this approach is that it is subject to the resource-sharing problem, which is described in Section IV-A.1. This approach makes hardware generation more complex, but results in easy-to-write ISDL descriptions.
We feel that direct synthesis from ISDL has compelling advantages, including the fact that it will benefit more from improvements in other CAD tools (such as silicon compilers). Also, the resource-sharing problem can be solved using a combinatorial optimization strategy.
1) Resource-Sharing Problem:
The scope of each ISDL operation definition is independent of the scope of any other operation definition. This makes it nontrivial to deduce when hardware resources may be shared by multiple operations.
Consider a operation that is implemented using a bus, and and operations that are mutually exclusive with the . Additionally, the operation resides in a different field than the and operations. A naive scheme would generate additional data paths to handle the and operations even though it is possible to implement these with the same bus that implements the .
2) Identifying Shared Resources:
We have formulated a way of solving the resource-sharing problem to allow ISDL-based hardware synthesis to be used efficiently. First, we break up the RTL expressions for all operation definitions into a number of nodes, each of which can be mapped to a circuit. This collective set of nodes (let us say nodes in total) is numbered with unique numbers from 1 to . We then create an matrix 5 Individual changes are made at the level of an RTL operation. , with entries that are one or zero. is one if the nodes can be shared (i.e., they would never operate at the same time) and zero if they cannot (because they have to operate in parallel). To determine the entries in the matrix, we can use the following set of criteria.
1) Nodes in the same RTL statement cannot be shared.
2) Nodes performing different tasks (e.g., a shift and an AND operation) cannot be shared. Pairs where one node is a subset of another (e.g., an is a subset of a ) can be shared assuming that the rest of the rules do not prevent it.
3) Nodes belonging to operations in the same field (or to options in the same nonterminal) will never be active at the same time so they can be shared. 4) Nodes that belong to operations in different fields will probably have to operate in parallel so they cannot be shared. In addition to the above, constraints may be able to determine even more nodes that cannot operate in parallel (from Rule 4 above), so more sharing may be available if we take constraints into account.
Once we have the entries in the matrix, we can simply create maximal cliques 6 of the nodes that can be shared. These maximal cliques are then synthesized into circuits and the routing and glue logic is generated to complete the implementation. Fig. 8 shows this algorithm in pseudocode.
The user can influence how much sharing exists by adding or deleting constraints. Thus, he/she can provide hints to the system. For example, if the user knows that bus transfers and memory operations will never occur in parallel, he/she can enter a constraint to that effect, and HGEN will use the bus to effect memory operations.
3) Obtaining Structural Information from ISDL: Although ISDL is a behavioral language and it contains no explicit structural information, a substantial amount of information about the structure of the underlying architecture can be extracted from various parts of the description. In particular, the costs and 6 A clique is a set of nodes such that for any pair of nodes i and j in the clique, A = 1. A maximal clique is a clique such that if any node is added to the clique, the resulting set of nodes is no longer a clique.
timing information exposes the underlying data-path pipelines to the instruction set. For example, an operation with a cost of one, a cost of three, and a of one implies a four-stage data-path pipeline for the functional unit. Additionally, it implies no bypass logic for this particular operation. Similarly, an operation with a cost of one, a cost of zero, and a of one implies a similar pipeline with full bypass logic. Similarly, the constraints express hardware restrictions and can, therefore, be used to deduce the structure of the underlying hardware. Consider the example described in Section IV-A.1. In this example, we can connect the memory to the same bus as the operation and avoid creating a new set of data paths for the and operations. All operations in a field share the same pipeline, generally speaking. However, some results may be produced before others. For example, a MAC might have two pipeline stages (one for the multiply and one for the accumulate). One could use the same pipeline to do a multiplication and pull it out early using bypass logic; in effect, this behaves as a pipeline of length one for pure multiplies, but a pipeline of length 2 for MAC operations. We do not perform any consistency checks for timing of operations within a field for this reason, even though, in most cases, the timing of operations within a field will be the same.
B. Generating Decode Logic
Note that there is a direct relationship between the disassembler generated for the GENSIM system and the decode logic to be used in hardware. 7 They both implement the same function (reversing the assembly function). In the disassembler, decoding is done in software using or statements, in the hardware generator, it is done using logic gates.
We can, therefore, generate a complete implementation of the decode logic using the same approach we use to generate the disassembler for the GENSIM system. The process is as follows.
For each operation in a field, we define a decode line, which will be active if the operation is instantiated in the current instruction. We can then derive an equation for each decode line by simply examining the constants in the operation signature. . This results in an efficient two-level implementation. Similarly, logic can be generated from the decode functions that reverse parameter encodings. Finally a set of multiplexers and glue logic completes the decode circuit.
V. EXPERIMENTAL RESULTS
This section presents some experimental results that were obtained using our system and analyzes these results to demonstrate the feasibility of the proposed process and the effectiveness of ISDL and the implemented tools.
A. ISDL Descriptions
A number of architectures were described in ISDL in order to prove the power and flexibility of the language as well as to 7 In fact, there is a very strong relation between generating a simulator and a hardware model: the synthesizable Verilog model is itself a simulator. The VLIW-1 architecture is a five-way VLIW architecture with three data-processing units and two transfer buses. In addition, the architecture provides a separate instruction and data memory, either of which may be used to store data. Each data-processing unit is very simple and can do a limited number of operations. Each data-processing unit also contains an internal register file of four registers. The two transfer buses can be used in parallel to execute two register-file-to-register-file transfers in parallel or can be used together to perform either a data memory transfer or an instruction memory transfer. In the case of memory transfers, one bus provides the address to the corresponding memory and the other performs the actual transfer. All data paths are 16-b wide and the instruction word is 44-b wide. A block diagram of this architecture is shown in Fig. 9 . 2) SPAM VLIW-2: The VLIW-2 architecture is a seven-way VLIW architecture. It consists of a floating-point data-processing unit, an integer data-processing unit, a data memory for each unit, an address generator of each data memory, a transfer bus, an external interface unit, and a control unit. The control unit has a separate instruction memory and a hardware stack. The floating-point unit contains its own register file of 16 registers and an internal accumulator register. It is capable of all common floating-point operations. The integer data-processing unit can perform any arithmetic or logical operations and contains its own register file with 32 registers. Each address generator contains a dedicated register file with eight registers and can perform simple indexing and incrementing operations. The two data memories can transfer data either over the bus or directly to their respective processing unit. If the data bus is not being used by a data memory, it can be used to transfer data between the registers files of the various or units. All data paths are 32-b wide and the instruction word is 99-b wide. A block diagram of this architecture is shown in Fig. 10. 
3) SPAM Reduced Instruction Set Computer (RISC):
The RISC architecture is a small architecture implemented in the same spirit as most existing RISC processors (e.g., the Sun Microsystems SPARC processor). It contains a single data-processing unit and a register file containing 32 registers. Register 31 is used to store the PC on calls and register 30 is by convention the stack pointer. The architecture supports all common data-processing operations. All data paths are 24-b wide and the instruction word is also 24-b wide. A block diagram of this architecture is shown in Fig. 11 . 4) Motorola 56000: This is a description of the Motorola 56000 series digital signal processor (DSP). It contains two 56-b accumulators and two data registers, each of which may be used as two 24-b registers or one 48-b register. It supports two data memories, each of which is 24-b wide and which can be combined to a single 48-b-wide memory. It also contains three register files each of which contains eight registers; these are used to support a rich set of addressing modes. The architecture supports common DSP data-processing operations and up to two transfers in parallel with a data operation. The data paths vary in width according to the operation being executed and can be 24-, 48-, or 56-b wide. The instruction is 24-b wide. A block diagram of this architecture is shown in Fig. 12 . Table I summarizes the main features of the descriptions. In this table, heavy op-code encoding implies that the op-code for the addressing mode for each memory is combined with the op-code for the corresponding address generator in order to generate the final value to be inserted in the binary instruction. Op-code or field precedence in this table refers to an operation from field taking over bits belonging to the op-code of an operation in another field to store large constants. Another issue that seems to be common in many DSP processors is that of register aliasing. For example in the Motorola 56000 DSP, the register is 48-b long, but can also be accessed as two separate registers called and . These four architectures represent a broad spectrum ranging from simple RISC-style machines to commercial DSP processors, to highly aggressive VLIW designs. Each architecture listed above was also used to generate several modified designs that were used to obtain the experimental results presented in Sections V-B. A number of the modified versions of the above architectures (except the Motorola 56000, which is already pipelined) were pipelined and provided with a range of timing-related features ranging from unprotected pipelines, to bypass logic, to stalls, and delay slot instructions. This shows that ISDL is capable of describing a wide variety of architectures, both in terms of the classes of architectures it will allow and in terms of the features within each architecture.
Note that most architectures resulted in particularly concise descriptions ranging between 300-900 lines. The exception is the Motorola 56000 description. This architecture has a very heavily optimized instruction set with a very large number of operations; in fact, the encoding of the instruction set appears to have been Huffman encoded to allow as many operations as possible to be included in the 24-b word. Additionally, many operations have multiple formats, which are expressed as different operation definitions in the ISDL description. The result is a very large number of operations resulting in a large description. Furthermore, the Motorola 56000 description makes very heavy use of side-effects statements to set the condition code bits, with multiple such statements occurring in each operation definition. Note, however, that, despite the large size of the description, it was developed in approximately 36 man h. This illustrates how easy ISDL descriptions are to develop.
Furthermore, several modified versions of each architecture (except the Motorola 56000) were created. Modifications ranged from the addition of a few operations to the addition of up to eight times the existing number of operations. Some modifications also involved a complete change in timing model for the associated architecture. Once again, modifications were simple to implement and local to each operation affected. In the cases where new operations created resource conflicts with existing operations, constraints were simply added to the architecture description. Most modifications were completed in less than 1-man h. This illustrates that ISDL maintains the orthogonality property of instruction sets (modulo the addition of constraints) and that modifications are easy to implement.
Finally, the descriptions were used to generate functional tools, verifying that ISDL contains sufficient information to generate the required tools.
The ISDL descriptions of all four processors can be found in [6] .
B. Experimental Results on Simulator Generator
This section presents experimental results related to the GENSIM system. The following are the parameters of interest.
• Cycle accuracy: The ability to maintain correct cycle counts (including stall cycles) and to ensure that results are written back when expected in the case of unprotected pipelines, as described in the costs and timings expressions of the input description.
• Range of architectures: The ability to handle a wide variety of architectures.
• Support for architecture features: The ability to generate correct behavior for common architectural features such as zero overhead loops, setting of condition codes, heavy op-code encoding, field precedence, multicycle instructions of fixed length, etc.
• Generation speed: The amount of time it takes to process an ISDL description and to generate a fully functional simulator from it.
• Simulation speed: The speed at which the generated simulator runs on sample programs. Cycle accuracy is guaranteed by construction. However, to verify that the behavior of the generated simulators is correct, a number of architectures and modifications were run on sample programs and the behavior and cycle counts were compared to those expected. The expected cycle counts were derived from manual counting and Verilog simulation. The generated simulators do indeed maintain cycle accuracy to the instruction level (i.e., will maintain any timing semantics that are visible to the instruction set).
The simulator was used to describe a wide range of architectures with a number of common architectural features. The simulator generator successfully generated simulators for all of these, proving that the algorithms are flexible enough to handle both a wide range of architectures, as well as a wide variety of commonly implemented features. Table II shows a summary of the architectures for which simulators were generated and lists the architectural features for each one. For more details on architectural features, see [6] . Generation speed was also measured for all of the above architectures. Table III summarizes the results obtained from the various architectures we examined. All run times were measured on a Sun Microsystems Ultra-10 workstation with a 333-MHz processor, running Solaris 2.6. Most of the time spent on generating the simulator is actually spent determining op-code uniqueness. Note that, despite the worst case exponential run time, our heuristics ensure that an exponential search is almost never used and, therefore, the run times are very reasonable. Both the SPAM VLIW-1 architectures and the SPAM VLIW-2 architectures resort to a nonterminal expansion phase and the resultant search, but the heuristics make sure that the exponent is low ( ) and each of the fields involved has only a few operations in it. The one exception is the case of the Motorola 56000 description. A number of factors conspire to make the exponential search unavoidable.
• The op-codes for operations within the same field are not in a constant place and, therefore, nonterminal expansion is necessary to resolve almost every single case.
• Since there are only two instruction fields in the description and one of them sometimes uses all the bits in the instruction word, the op-code subtraction heuristics do not perform well.
• Each field has a very large number of operations, which means that the base in the exponential equation is really large. Despite the above factors, the GENSIM system can generate a simulator in a reasonable time even for the Motorola 56000 architecture. 8 We also measured the simulation speed for all of the simulators generated by GENSIM. The results are shown in Table IV . All run times were measured on a Sun Microsystems Ultra-10 workstation with a 333-MHz processor, running Solaris 2.6. Note that simulation speeds for these example architectures range from 1.1-to 4.5-M operations/s. These simulation speeds are high enough that realistic data samples can be run with the full application, thus increasing the accuracy of the evaluation process. We compared the speed of simulation using XSIM against the simulation of a handcrafted Verilog model using a commercial simulator for the SPAM VLIW-1 architecture. A speedup of over 30 was obtained, as shown in Table V . Speedups will be in the range of 10 -50 for most architectures.
Many different application codelets were used for these benchmarks, and the results presented are the average results obtained. The codelets included -tap finite-impulse response (FIR) and infinite-impulse response (IIR) filters and various array-accumulate algorithms, including divide-and-conquer.
Note the anomalies in the figures in Table IV . While in terms of the fetch rate the five versions of the SPAM RISC were the top performers, in terms of the actual operations per second, these were the worst performers. This gives an indication of the overhead of the scheduler and the write-back mechanism. This overhead is shared over eight fields in the two VLIW architectures, while it is incurred by every operation of the RISC architecture. Also note the abnormally high performance of "Version c" of the SPAM VLIW-2 architecture. We believe this to be due to a better fit in the super-scalar issue mechanism of the workstation processor because of the reduced number of jumps at the end of the loop. We believe that the abnormally low speed of "Version c" of the SPAM VLIW-1 architecture is due to the extra computation that needs to happen for the load-and-increment and store-and-increment instructions. Finally, the abnormally low speed of the simulator for the Motorola 56000 architecture is an artifact of the compiler used to compile the generated simulators. The simulator for the Motorola 56000 was so large that the compiler could not perform optimizations on it. 9 The code was compiled without optimizations, which lead to substantially reduced speed. 10 Turning on the optimization resulted in a fivefold to tenfold improvement in performance for the other processor examples, and we conjecture that a similar improvement can be expected in the Motorola 56000 example as well.
C. Hardware Generation Results
For the HGEN system, the properties of interest are the die size and cycle length (the length of the critical path) of the generated model. Table VI shows these numbers for the first three architectures. The Verilog model was synthesized using the Synopsys toolkit and the large scale integration (LSI) 10K technology libraries. The Motorola 56000 is not included in the results because a fully automatic hardware generation was not possible. In particular, to produce the decode logic, manual intervention is required. (This is related to the problem encountered when attempting to optimize the simulator code.)
D. Architecture Exploration
We have performed many experiments on architecture exploration using the tools described in this paper. Exploration to make data processing more efficient and experiments to make control flow more efficient were conducted. Initial ISDL descriptions of the SPAM examples were evaluated, repeatedly recoded, and evaluated using the GENSIM and HGEN tools. These results are documented in [6, Sec. 4.3] .
VI. RELATED WORK
A. MIMOLA
The MIMOLA [7] design system was created as a highlevel design environment for hardware based on the MIMOLA hardware description language [8] . The MIMOLA system was designed for development and evaluation of implementations at a much lower level than ISDL. The MIMOLA language is a structural description at a relatively low level and, thus, results in unnecessarily long and complex descriptions, and in slower simulators (similar to simulation models written in Verilog). On the other hand, the low-level detail makes it much easier to synthesize hardware from the descriptions.
B. nML
The nML machine description language [9] is a high-level machine description language that can be used to support automatically generated tools. It was used in the CHESS [10] system for retargetable code generation, as well as a variety of other tools [11] . nML is very similar to ISDL, except in the way constraints are handled. nML can only describe valid instructions. Therefore, it must work around invalid combinations by using additional rules, resulting in longer and less intuitive descriptions. It is also unclear how well suited nML would be for hardware generation since the constraints provide a lot of structural information used to generate efficient hardware.
C. LISA
The LISA [12] language was developed as a machine description language specifically designed to support the automatic generation of very fast compiled-code simulators that are cycle accurate and bit true. Given the structural content in a LISA description, hardware generation should also be possible, although we are unaware of any publications describing such a system. The early version of LISA was not well suited for generating code generators and assemblers. If it was used in a system such as ours, a separate language would have to be used for code generation, thus resulting in consistency issues, as well as making it harder to generate, describe, and evaluate architectures. However, these limitations have been addressed in a more recent version of the language [13] .
D. HMDES/PLAYDOH
HMDES [14] is a machine description language that was developed specifically for the TRIMARAN compiler system. It is based on a parameterizable architecture called PLAYDOH [15] . PLAYDOH represents a very general class of architectures, which includes features as complicated as predicated execution and complex instructions. While PLAYDOH is very general and can encompass a wide variety of architectures, it is still a parameterized architecture and, thus, has a limited scope. Similarly, HMDES supports a parameterizable instruction set and, therefore, has a more restrictive scope than ISDL. Like nML, HMDES does not support constraints that may result in longer and less intuitive descriptions. Note, however, that HMDES, like LISA, contains a more extensive timing model than ISDL does.
E. Expression
The Expression language [16] developed at the University of California at Irvine has been used for architectural exploration. Expression is a mixed behavioral/structural language unlike ISDL, which is purely behavioral. It has been used to drive memory exploration and retargetable compilation.
VII. CONCLUSIONS, LIMITATIONS, AND ONGOING WORK
The results show that the XSIM simulators are substantially faster than the corresponding behavioral Verilog simulation. This allows the use of more realistic simulation runs and provides ample justification for generating an additional model. Additional speedups can be obtained by a move to compiled-code simulators. Furthermore, the XSIM simulator provides a much more user-friendly interface in case the tool needs to be used independently from the rest of the system. This need will arise if a human programmer decides to optimize the output of the retargetable compiler by hand.
The results also show that the HGEN system can generate efficient hardware for medium-sized designs. The run time of the tool itself is reasonable, and is dominated by the time taken by the silicon compiler.
One limitation of the current system was the reliance on C compilers to create the simulator executables and the inability of such tools to analyze large nested switch cases. Our approach is not specific to any language and the simulators could be more easily generated in assembly (where they would not have to rely on compiler optimizations), and would also perform faster. However, this would make the simulator generator nonportable, as the back-end would have to produce code specific to a single platform.
Both the simulator generator and hardware generator tool inherit the limitations of ISDL. For example, exceptions and interrupts are not modeled. This would be easy to do, but is not currently supported either in ISDL or in the tools. A more serious limitation is the inability of ISDL to describe what happens in hardware that is not visible to the instruction set, e.g., caching. An additional limitation is that ISDL cannot describe accurate timing for instructions with direct bypass paths to a subset of instructions, as opposed to all of the instructions. In this case, worst-case timing estimates have to be used. ISDL also cannot describe multicycle instructions of variable length.
Future work includes a new version of ISDL that overcomes some of the limitations of the current language, a compiled-code simulator generator for GENSIM, and pipeline optimizations for the HGEN system.
